GTX: the MARCO GSRC technology extrapolation system
Proceedings of the 37th Annual Design Automation Conference
IEEE Design & Test
IEEE Design & Test
A New Design Cost Model For The 2001 Itrs
ISQED '02 Proceedings of the 3rd International Symposium on Quality Electronic Design
ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Conservation cores: reducing the energy of mature computations
Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems
Dark silicon and the end of multicore scaling
Proceedings of the 38th annual international symposium on Computer architecture
IEEE Design & Test
Tunable sensors for process-aware voltage scaling
Proceedings of the International Conference on Computer-Aided Design
| Hi-index | 0.00 |
The Design technology working group (TWG) is one of 16 working groups in the International Technology Roadmap for Semiconductors (ITRS) effort. It is responsible for the ITRS' Design Chapter, which roadmaps design technology requirements and potential solutions for elements of the semiconductor supply chain that are produced by the electronic design automation (EDA) industry. The Design TWG is also responsible for the ITRS' System Drivers Chapter, which roadmaps the key product classes that drive the leading-edge requirements for process and design technologies. Through these activities, the Design TWG sets a number of fundamental parameters in the overall ITRS: layout density, die size, maximum on-chip clock frequency, total chip power, SOC and MPU architecture models, etc. This paper reviews the process by which the Design TWG evolves its roadmap content, and some of the key modeling and roadmapping questions that the semiconductor and EDA industries will face in the near term.