Directory based cache coherence verification logic in CMPs cache system

Authors:
Mamata Dalui;Keshav Gupta;Biplab K. Sikdar
Affiliations:
National Institute of Technology, Durgapur, WB, India;National Institute of Technology, Durgapur, WB, India;Bengal Engineering and Science University, Shibpur, WB, India
Venue:
Proceedings of the First International Workshop on Many-core Embedded Systems
Year:
2013

Citing 9
Cited 0

An efficient design of non-linear CA based PRPG for VLSI circuit testing

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
The Future of Microprocessors

Queue - Multiprocessors
Dynamic Error Detection for Dependable Cache Coherency in Multicore Architectures

VLSID '08 Proceedings of the 21st International Conference on VLSI Design
Characterization of Single Cycle CA and its Application in Pattern Classification

Electronic Notes in Theoretical Computer Science (ENTCS)
ATAC: a 1000-core cache-coherent processor with on-chip optical network

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
A Direct Coherence Protocol for Many-Core Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
An Efficient Test Design for Verification of Cache Coherence in CMPs

DASC '11 Proceedings of the 2011 IEEE Ninth International Conference on Dependable, Autonomic and Secure Computing
An efficient test design for CMPs cache coherence realizing MESI protocol

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test
A Test Design for Quick Determination of Incoherency in Chip Multiprocessors' Cache Realizing MOESI Protocol

ISED '12 Proceedings of the 2012 International Symposium on Electronic System Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work reports a high speed protocol verificaion logic for Chip Multiprocessors (CMPs) realizing directory based cache coherence system. A special class of cellular automata (CA) referred to as single length cycle 2-attractor CA (TACA), has been introduced to identify the inconsistencies in cache line states of processors private caches. The introduction of CA segmentation logic ensures a better efficiency in the design by reducing the number of computation steps of the verification logic by a factor of the number of segments. The cache coherence verification for a system with limited directory has also been addressed. The TACA keeps trace of the coherence status of the CMPs' cache system and memorizes any inconsistent recording done during the processors' reference. Theory has been developed to realize quick decision on the cache coherency.