High-speed low-power viterbi decoder design for TCM decoders

Authors:
Jinjin He;Huaping Liu;Zhongfeng Wang;Xinming Huang;Kai Zhang
Affiliations:
School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR;School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR;Broadcom Corporation, Irvine, CA;Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA;Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, Worcester, MA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2012

Citing 5
Cited 0

Low-power limited-search parallel state viterbi decoder implementation based on scarce state transition

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Error-resilient low-power Viterbi decoder architectures

IEEE Transactions on Signal Processing
A fast ACSU architecture for Viterbi decoder using T-algorithm

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
An efficient 4-D 8PSK TCM decoder architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reduced-state sequence detection with convolutional codes

IEEE Transactions on Information Theory

Quantified Score

Hi-index	0.00

Visualization

Abstract

High-speed, low-power design of Viterbi decoders for trellis coded modulation (TCM) systems is presented in this paper. It is well known that the Viterbi decoder (VD) is the dominant module determining the overall power consumption of TCM decoders. We propose a pre-computation architecture incorporated with T-algorithm for VD, which can effectively reduce the power consumption without degrading the decoding speed much. A general solution to derive the optimal pre-computation steps is also given in the paper. Implementation result of a VD for a rate-3/4 convolutional code used in a TCM system shows that compared with the full trellis VD, the precomputation architecture reduces the power consumption by as much as 70% without performance loss, while the degradation in clock speed is negligible.