Error-resilient low-power Viterbi decoder architectures

Authors:
Rami A. Abdallah;Naresh R. Shanbhag
Affiliations:
Coordinated Science Laboratory and the Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL;Coordinated Science Laboratory and the Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL
Venue:
IEEE Transactions on Signal Processing
Year:
2009

Citing 8
Cited 5

Soft digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
System-Level SRAM Yield Enhancement

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
A low power Viterbi decoder implementation using scarce state transition and path pruning scheme for high throughput wireless applications

Proceedings of the 2006 international symposium on Low power electronics and design
Error-resilient low-power Viterbi decoders

Proceedings of the 13th international symposium on Low power electronics and design
Area-efficient high-throughput MAP decoder architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Parallel high-throughput limited search trellis decoder VLSI design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power filtering via adaptive error-cancellation

IEEE Transactions on Signal Processing

Stochastic computation

Proceedings of the 47th Design Automation Conference
Design and architectures for dependable embedded systems

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A case study on error resilient architectures for wireless communication

ARCS'12 Proceedings of the 25th international conference on Architecture of Computing Systems
High-speed low-power viterbi decoder design for TCM decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip

Microprocessors & Microsystems

Quantified Score

Hi-index	35.68

Visualization

Abstract

Three low-power Viterbi decoder (VD) architectures are presented in this paper. In the first, limited decision errors are introduced in the add-compare-select units (ACSUs) of a VD to reduce their critical path delays so that they can be operated at lower supply voltages without incurring timing errors. Power savings in this design can reach 58% and 44% with a 0.15 dB coding loss under reduced voltage operation and process variations, respectively, with adaptive supply voltage and adaptive body biasing applied to avoid timing errors. In the other two designs, we permit data-dependent timing errors to occur whenever a critical path in the ACSU is excited. Algorithmic noise-tolerance (ANT) is then applied to correct for these errors. Power reduction in these schemes is achieved by either overscaling the supply voltage [voltage overscaling (VOS)] or designing at the nominal process corner and supply voltage (average-case design). Two techniques are proposed to develop efficient estimators for error-correction and achieving increased robustness to timing based errors. The first is based on reduced-precision redundancy and the second on state clustering. The first can achieve up to 40% and 25% power savings under VOS and process variations with loss in coding gain of 1.1 and 1.2 dB, respectively, in a 130-nm CMOS process. The second can achieve up to 71% and 62% power savings under VOS and process variations, respectively, at a loss in coding gain of 0.8 and 0.6 dB, respectively. Under process variations, the designs achieve 16-33X improvement in bit error-rate (BER) performance at a signal-to-noise ratio (SNR) of 2 dB.