Error-resilient low-power Viterbi decoders

Authors:
Rami A. Abdallah;Naresh R. Shanbhag
Affiliations:
University of Illinois at Urbana Champaign, Urbana, IL, USA;University of Illinois at Urbana Champaign, Urbana, IL, USA
Venue:
Proceedings of the 13th international symposium on Low power electronics and design
Year:
2008

Citing 4
Cited 1

Soft digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
A low power Viterbi decoder implementation using scarce state transition and path pruning scheme for high throughput wireless applications

Proceedings of the 2006 international symposium on Low power electronics and design
Area-efficient high-throughput MAP decoder architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Error-resilient low-power Viterbi decoder architectures

IEEE Transactions on Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Two low-power Viterbi decoder (VD) architectures are presented in this paper. In the first, limited decision errors are introduced in the add-compare-select units (ACSUs) of a VD to reduce their critical path delays so that they can be operated at lower supply voltages in absence of timing errors. In the second one, we allow data-dependent timing errors which occur whenever a critical path in the ACSU is excited. Algorithmic noise-tolerance (ANT) is then applied at the level of the ACSU to correct for these errors. Power reduction in this design is achieved by either overscaling the supply voltage (voltage overscaling (VOS)) or designing at the nominal process corner and supply voltage (average-case design). Power savings in the first and second design are 58% and 40% at a coding loss of 0:15 dB and 1:1 dB respectively in a IBM 130nm CMOS process.