A 3-10 GHz, 14 bands CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system

Authors:
Tai-You Lu;Wei-Zen Chen
Affiliations:
Department of Electronics Engineering and the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan;Department of Electronics Engineering and the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2012

Citing 4
Cited 0

Design and analysis of an ultrawide-band distributed CMOS mixer

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A 90-dBΩ 10-Gb/s optical receiver analog front-end in a 0.18-µm CMOS technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of a CMOS broadband transimpedance amplifier with active feedback

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis and design of a multistage CMOS band-pass low-noise preamplifier for ultrawideband RF receiver

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the design of a 14 bands CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system. Based on a single phase-locked loop and two-stage frequency mixing architecture, it alleviates harmonics mixing and frequency pulling to diminish spurs generation. Also, only divide-by-2 dividers are needed in the feedback path of the PLL. Thus more precise I/Q sub-harmonics can be derived for the SSB mixer in the 14 bands carrier generation. The image spurs are suppressed below -45 dBc and improved by more than 22 dB incorporating with I/Q calibration. Implemented in a 0.18-µm CMOS technology, this chip drains 65 mA from a single 1.8 V supply. The chip size is 2.5 by 2.2 mm2 providing 14 bands I/Q phases.