Fast and Globally Convergent Pose Estimation from Video Images
IEEE Transactions on Pattern Analysis and Machine Intelligence
Marker Tracking and HMD Calibration for a Video-Based Augmented Reality Conferencing System
IWAR '99 Proceedings of the 2nd IEEE and ACM International Workshop on Augmented Reality
OpenVIDIA: parallel GPU computer vision
Proceedings of the 13th annual ACM international conference on Multimedia
Experiences with Handheld Augmented Reality
ISMAR '07 Proceedings of the 2007 6th IEEE and ACM International Symposium on Mixed and Augmented Reality
Making augmented reality practical on mobile phones, part 1
IEEE Computer Graphics and Applications - Special issue on sketching tangible interfaces augmented reality on mobile phones
SD-VBS: The San Diego Vision Benchmark Suite
IISWC '09 Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)
Real-Time image processing using graphics hardware: a performance study
ICIAR'05 Proceedings of the Second international conference on Image Analysis and Recognition
Hi-index | 0.00 |
A unified vision and graphics processor with three layers is shown to provide a fast pipeline for augmented reality. In the image-level layer, a 153.6 GOPS massively parallel processing unit with eight SIMD processors, each containing 128 processing elements, performs highly data-parallel operations. In the sub-image layer, a rasterizer and a pixel arranger respectively generate and reduce data-level parallelism. In the descriptor-level layer, a pose estimation engine executes sequential programs. Our processor can provide images for augmented reality at 100 fps, for a power consumption of 413 mW. This is 39% faster than a comparable smartphone implementation. Our chip is fabricated in a 0.18 µm CMOS process and contains 0.95 M gates.