Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization

Authors:
Adam Makosiej;Olivier Thomas;Andrei Vladimirescu;Amara Amara
Affiliations:
Institut Supérieur d 'Electronique de Paris, France;CEA, LETI, MINATEC, Grenoble;Institut Supérieur d 'Electronique de Paris, France and Berkeley Wireless Research Center, UC Berkeley;Institut Supérieur d 'Electronique de Paris, France
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 3
Cited 0

SRAM Leakage Suppression by Minimizing Standby Supply Voltage

ISQED '04 Proceedings of the 5th International Symposium on Quality Electronic Design
Two fast methods for estimating the minimum standby supply voltage for large SRAMs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a methodology for the optimal design of CMOS 6T SRAM ultra-low-power (ULP) bitcells minimizing power consumption under strict stability constraints in all operating modes. An accurate analytical SRAM subthreshold model is developed for characterizing the cell behavior and optimizing its performance. The proposed design approach is demonstrated for an SRAM implemented in a 32nm CMOS UTBB-FDSOI technology. Stable operation in both read and write is obtained for the optimized cell at VDD=0.4V. Moreover, in the optimization process the standby and active power were reduced up to 10x and 3x, respectively.