Optimizing Pairwise Box Intersection Checking on GPUs for Large-Scale Simulations

  • Authors:
  • Shih-Hsiang Lo;Che-Rung Lee;I-Hsin Chung;Yeh-Ching Chung

  • Affiliations:
  • National Tsing Hua University;National Tsing Hua University;IBM T.J. Watson Research Center;National Tsing Hua University

  • Venue:
  • ACM Transactions on Modeling and Computer Simulation (TOMACS)
  • Year:
  • 2013

Quantified Score

Hi-index 0.00

Visualization

Abstract

Box intersection checking is a common task used in many large-scale simulations. Traditional methods cannot provide fast box intersection checking with large-scale datasets. This article presents a parallel algorithm to perform Pairwise Box Intersection checking on Graphics processing units (PBIG). The PBIG algorithm consists of three phases: planning, mapping and checking. The planning phase partitions the space into small cells, the sizes of which are determined to optimize performance. The mapping phase maps the boxes into the cells. The checking phase examines the box intersections in the same cell. Several performance optimizations, including load-balancing, output data compression/encoding, and pipelined execution, are presented for the PBIG algorithm. The experimental results show that the PBIG algorithm can process large-scale datasets and outperforms three well-performing algorithms.