Analysis and Design of Analog Integrated Circuits
Analysis and Design of Analog Integrated Circuits
Design approach for fast-settling two-stage amplifiers employing current-buffer Miller compensation
Analog Integrated Circuits and Signal Processing
Design of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits
A 3.2ppm/°C curvature-compensated bandgap reference with wide supply voltage range
Microelectronics Journal
| Hi-index | 0.00 |
A split compensation for inverter-based self-biased two-stage amplifier is presented in this paper with detailed quantitative analysis. The conventional miller capacitor is split into two parts to accomplish frequency compensation. With the split compensation, the non-dominant poles and their corresponding Q-values are independent on the parasitic parameter, moreover, this compensation together with inverter-based input stage and the self biased technique improves the performance such as DC gain, gain-bandwidth product, stability and sensitivity. The proposed amplifier has been implemented in a SMIC 0.13@mm CMOS process and the chip area is 0.10x0.14mm^2. It achieves 10.2-MHz gain-bandwidth product when driving a 20-pF capacitive load dissipating 97.2@mW power at 1.2V supply, which shows an improvement in IFOM"S and IFOM"L performance.