An optimal methodology for synthesis of DSP multichip architectures

Authors:
Catherine H. Gebotys
Affiliations:
-
Venue:
Journal of VLSI Signal Processing Systems - Special issue on VLSI design methodologies for digital signal processing systems
Year:
1995

Citing 0
Cited 3

An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Optimal temporal partitioning and synthesis for reconfigurable architectures

Proceedings of the conference on Design, automation and test in Europe
Combining temporal partitioning and temporal placement techniques for communication cost improvement

Advances in Engineering Software

Quantified Score

Hi-index	0.00

Visualization

Abstract