A new system partitioning method under performance and physical constraints for multi-chip modules

Authors:
Yoshinori Katsura;Tetsushi Koide;Shin'ichi Wakabayashi;Noriyosh Yoshida
Affiliations:
-;-;-;-
Venue:
ASP-DAC '95 Proceedings of the 1995 Asia and South Pacific Design Automation Conference
Year:
1995

Partitioning of VLSI circuits and systems

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Timing driven floorplanning on programmable hierarchical targets

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
A Performance-Driven Circuit Bipartitioning Method Considering Time-Multiplexed I/Os

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Hi-index	0.00