A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator

Authors:
T. Ananthan;M. V. Vaidyan
Affiliations:
National Institute of Technology Calicut;National Institute of Technology Calicut
Venue:
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Year:
2013

Citing 10
Cited 0

Continuous-time self-tuning control

Continuous-time self-tuning control
Stable adaptive systems

Stable adaptive systems
System identification (2nd ed.): theory for the user

System identification (2nd ed.): theory for the user
Reconfigurable Computing for Digital Signal Processing: A Survey

Journal of VLSI Signal Processing Systems
Energy-Efficient Computations on FPGAs

The Journal of Supercomputing
Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog

Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog
Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Real-time implementation of a robust adaptive controller for a robotic manipulator based on digital signal processors

IEEE Transactions on Systems, Man, and Cybernetics, Part A: Systems and Humans
On self tuning regulators

Automatica (Journal of IFAC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The self-tuning regulator (STR) is a popular adaptive control algorithm. A high-performance computer is required for its implementation due to the heavy online computational burden. To extend STR for more real-time applications, a parallel hardware implementation on a low-cost reconfigurable computer is presented. The hardware was incorporated with multistage matrix multiplication (MMM) and trace technique to enhance the processing speed. This design was deeply pipelined to achieve high throughput. The algorithm was prototyped on a Xilinx field-programmable gate array (FPGA) device with a maximum operating frequency of 210.436 MHz. Application-specific integrated circuit (ASIC) implementation of STR was reported.