A power side-channel-based digital to analog converterfor Xilinx FPGAs

Authors:
Brad L. Hutchings;Joshua Monson;Danny Savory;Jared Keeley
Affiliations:
Brigham Young University, Provo, UNK, USA;Brigham Young University, Provo, USA;Brigham Young University, Provo, USA;Brigham Young University, Provo, USA
Venue:
Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
Year:
2014

Citing 6
Cited 0

Using the Power Side Channel of FPGAs for Communication

FCCM '10 Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration

FPL '10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications
Generic side-channel countermeasures for reconfigurable devices

CHES'11 Proceedings of the 13th international conference on Cryptographic hardware and embedded systems
Practical second-order DPA attacks for masked smart card implementations of block ciphers

CT-RSA'06 Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology
Black-Box side-channel attacks highlight the importance of countermeasures: an analysis of the xilinx virtex-4 and virtex-5 bitstream encryption mechanism

CT-RSA'12 Proceedings of the 12th conference on Topics in Cryptology
Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-engineering

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

A novel Digital to Analog Converter (DAC) modulates the overall power consumption of an FPGA by disabling/enabling short circuits programmed into the interconnect. The power pin of the FPGA serves as the output of the DAC. The DAC achieves high linearity and can be used to implement applications in communications, security, etc. The shortcircuit-based DAC consumes 1/3 the area of an alternative shift-register-based DAC that is presented for the sake of comparison.