Deadlock avoidance for systolic communication
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Evaluation of a reconfigurable architecture for digital beamforming using the OODRA workbench
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Efficient Implementation of Rotation Operations for High Performance QRD-RLS Filtering
ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
From Bit Level Systolic Arrays to HDTV Processor Chips
Journal of Signal Processing Systems
| Hi-index | 4.11 |
First Page of the Article