Evaluation of a reconfigurable architecture for digital beamforming using the OODRA workbench

Authors:
D. L. Hwang;T. L. Wernimont;W. K. Fuchs
Affiliations:
Computer Systems Group, Coordinated Science Laboratory, University of Illinois, Urbana, IL;Computer Systems Group, Coordinated Science Laboratory, University of Illinois, Urbana, IL;Computer Systems Group, Coordinated Science Laboratory, University of Illinois, Urbana, IL
Venue:
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Year:
1989

Citing 2
Cited 1

Some Systolic Array Developments in the United Kingdom

Computer
Experiences with poker

PPEALS '88 Proceedings of the ACM/SIGPLAN conference on Parallel programming: experience with applications, languages and systems

Mobile satellite reception with a virtual satellite dish based on a reconfigurable multi-processor architecture

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the application of the Object-Oriented Design of Reliable/Reconfigurable Architectures (OODRA) workbench to the performance simulation of an adaptive digital beamforming architecture. The performance effects due to chip partitioning and reconfiguration for fault tolerance and yield enhancement are presented. The experiments described illustrate the flexibility of the OODRA work-bench in architectural-level performance evaluation of algorithm-specific reconfigurable architectures.