Component selection in resource shared and pipelined DSP applications

Authors:
S. Bakshi;D. Gajski;H. Juan
Affiliations:
Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA
Venue:
EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Year:
1996

Two-dimensional signal and image processing

Two-dimensional signal and image processing
A component selection algorithm for high-performance pipelines

EURO-DAC '94 Proceedings of the conference on European design automation
Application-Driven Architecture Synthesis

Application-Driven Architecture Synthesis

Performance-constrained hierarchical pipelining for behaviors, loops, and operations

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Combining module selection and resource sharing for efficient FPGA pipeline synthesis

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
A unified approach for scheduling and allocation

Integration, the VLSI Journal
Multi-criteria service selection with optimal stopping in dynamic service-oriented systems

ICDCIT'10 Proceedings of the 6th international conference on Distributed Computing and Internet Technology

Hi-index	0.00