Towards maximising the use of structural VHDL for synthesis

Authors:
K. O'Brien;S. Maginot;A. Robert
Affiliations:
LEDA S.A., 35, av du Granier, 38042 Meylan, France;LEDA S.A., 35, av du Granier, 38042 Meylan, France;LEDA S.A., 35, av du Granier, 38042 Meylan, France
Venue:
EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Year:
1996

Citing 3
Cited 0

High-level synthesis: introduction to chip and system design

High-level synthesis: introduction to chip and system design
Circuit synthesis with VHDL

Circuit synthesis with VHDL
Structured design methodology for high-level design

DAC '94 Proceedings of the 31st annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract