A sub-CV2 pad driver with 10 ns transition time

Authors:
L. Svensson;W. Athas;R. Wen
Affiliations:
University of Southern California, Information Sciences Institute, 4676 Admiralty Way, Marina del Rey, California;University of Southern California, Information Sciences Institute, 4676 Admiralty Way, Marina del Rey, California;University of Southern California, Information Sciences Institute, 4676 Admiralty Way, Marina del Rey, California
Venue:
ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Year:
1996

A unified design methodology for CMOS tapered buffers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Charge recovery on a databus

ISLPED '95 Proceedings of the 1995 international symposium on Low power design

Energy recovery for the design of high-speed, low-power static RAMs

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Energy-recovery CMOS for highly pipelined DSP designs

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Practical considerations of clock-powered logic

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design

Hi-index	0.00