Efficient timing constraint derivation for optimal retiming high speed processing units

Authors:
A. van der Werf;J. L. Van Meerbergen;E. H. L. Aarts;W. F. J. Verhaegh;P. E. R. Lippens
Affiliations:
Philips Research Laboratories, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands;Philips Research Laboratories, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands;Philips Research Laboratories, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands and Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands;Philips Research Laboratories, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands;Philips Research Laboratories, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands
Venue:
ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
Year:
1994

Network flows

Optimization
PHIDEO: a silicon compiler for high speed algorithms

EURO-DAC '91 Proceedings of the conference on European design automation

Mpeg2 Video Encoding in Consumer Electronics

Journal of VLSI Signal Processing Systems - Special issue on recent development in video: algorithms, implementation and applications
Analysis and reduction of glitches in synchronous networks

EDTC '95 Proceedings of the 1995 European conference on Design and Test
Compositional constraints generation for concurrent real-time loops with interdependent iterations

IICS'05 Proceedings of the 5th international conference on Innovative Internet Community Systems

Hi-index	0.00