A fine-grained MIMD architecture based upon register channels

Authors:
Rajiv Gupta
Affiliations:
Department of Computer Science, University of Pittsburgh, 220 Alumni Hall, Pittsburgh, PA
Venue:
MICRO 23 Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture
Year:
1990

Citing 7
Cited 1

Bulldog: a compiler for VLSI architectures

Bulldog: a compiler for VLSI architectures
A VLIW architecture for a trace Scheduling Compiler

IEEE Transactions on Computers - Special issue on architectural support for programming languages and operating systems
Optimal loop parallelization

PLDI '88 Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation
The fuzzy barrier: a mechanism for high speed synchronization of processors

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Region Scheduling: An Approach for Detecting and Redistributing Parallelism

IEEE Transactions on Software Engineering
Employing register channels for the exploitation of instruction level parallelism

PPOPP '90 Proceedings of the second ACM SIGPLAN symposium on Principles & practice of parallel programming
The design of a RISC based multiprocessor chip

Proceedings of the 1990 ACM/IEEE conference on Supercomputing

Executing loops on a fine-grained MIMD architecture

MICRO 24 Proceedings of the 24th annual international symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses the use of shared register channels as a data exchange mechanism among processors in a fine-grained MIMD system with a load/store architecture. A register channel is provided with a synchronization bit that is used to ensure that a processor succeeds in reading a channel only after a value has been written to the channel. The instructions supported by this load/store architecture allow both registers and register channels to be used as operand sources and result destinations. Conditional load, store, and move instructions are provided to allow processors to exchange values through channels in presence of aliasing caused by array references. Compiler support required to take proper advantage of channels is briefly discussed. In contrast to a VLIW machine a system with channels does not require strict lockstep operation of its processors. This reduces the delays caused by unpredictable events such as memory bank conflicts.