A framework for high-speed controller design

Authors:
J. M. Mulder;R. J. Portier;A. Srivastava
Affiliations:
Department of Electrical Engineering, Delft University of Technology, The Netherlands;Department of Electrical Engineering, Delft University of Technology, The Netherlands;Department of Electrical Engineering, Delft University of Technology, The Netherlands
Venue:
MICRO 23 Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture
Year:
1990

Citing 4
Cited 0

An architecture framework for application-specific and scalable architectures

ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
Forward semantic: a compiler-assisted instruction fetch method for heavily pipelined processors

MICRO 22 Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture
A flexible VLSI core for an adaptable architecture

MICRO 22 Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture
ASIC microprocessors

MICRO 22 Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

The SCARCE architecture framework allows the cost-effective design of application-specific architectures for a wide variety of embedded applications (controllers, signal processing, graphics). Cost-effective in this context means reduction of recurrent hardware and software development costs while achieving high performance.To aid efficient control over the design and documentation process we have integrated the framework in the ASA silicon compiler from Sagantec Inc.. The SCARCE framework is completely described by means of the Sagantec hardware description language, SID. Generating an application-specific processor reduces to a number of SID-description transformations. Currently these transformations are by hand; in the future all transformations will be made automatically.Generating the processor layout from the SID description is done by the ASA silicon compiler. To optimize the resulting layout, custom building blocks are being integrated as regular structures. Since all descriptions are in SID, the ASA silicon compiler allows simulation to take place on all stages of processor development.In this paper we describe the overall structure of the SCARCE framework, its representation in the SID description language, and the processor design trajectory.