Error Coding for Arithmetic Processors
Error Coding for Arithmetic Processors
Automatic Target Recognition with Dynamic Reconfiguration
Journal of VLSI Signal Processing Systems
Novel technique for testing FPGAs
Proceedings of the conference on Design, automation and test in Europe
Hi-index | 0.00 |
Event identification in photon counting ICCD detectors requires a high level image analysis which cannot be easily described algorithmically: neural networks are promising to approach this application. A system capable of identifying these events on board of satellites needs fault tolerant capabilities to certify result correctness. The rapid evolution of the problem specification, due to the increasing knowledge about the physics, makes attractive the availability and modifiability of prototypes: FPGA-based design is effective to realize these systems. The paper presents therefore an FPGA-based implementation of a fault tolerant neural architecture for event identification.