Supply and threshold voltage optimization for low power design

Authors:
David J. Frank;Paul Solomon;Scott Reynolds;John Shin
Affiliations:
IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY;IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY;IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY;Hyundai Electronics Industries, Korea
Venue:
ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Year:
1997

Circuit techniques for low-power CMOS GSI

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design

Low-power technology mapping for mixed-swing logic

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
A general framework for probabilistic low-power design space exploration considering process variation

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Optimizing CMOS technology for maximum performance

IBM Journal of Research and Development - Advanced silicon technology
Power-constrained CMOS scaling limits

IBM Journal of Research and Development

Hi-index	0.00