Designing high performance CMOS microprocessors using full custom techniques

Authors:
William J. Grundmann;Dan Dobberpuhl;Randy L. Allmon;Nicholas L. Rethman
Affiliations:
Digital Semiconductor, Digital Equipment Corporation, Hudson, MA;Digital Semiconductor, Digital Equipment Corporation, Palo Alto, CA;Digital Semiconductor, Digital Equipment Corporation, Hudson, MA;Digital Semiconductor, Digital Equipment Corporation, Hudson, MA
Venue:
DAC '97 Proceedings of the 34th annual Design Automation Conference
Year:
1997

Citing 0
Cited 4

Robust Elmore delay models suitable for full chip timing verification of a 600MHz CMOS microprocessor

DAC '98 Proceedings of the 35th annual Design Automation Conference
Power considerations in the design of the Alpha 21264 microprocessor

DAC '98 Proceedings of the 35th annual Design Automation Conference
The deep sub-micron signal integrity challenge

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Gate-level aged timing simulation methodology for hot-carrier reliability assurance

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this paper, we describe a full customCMOS design methodology and supporting CADtechnologies used to develop ALPHA and StrongARMmicroprocessors at Digital Semiconductor. The paper issubdivided into four parts, starting with a description ofthe design methodology and general CAD flows.Additional sections focus on two particular areas ofinterest: high performance low-power and full customdesign benefits and verification issues.