Power optimization using divide-and-conquer techniques for minimization of the number of operations

Authors:
Inki Hong;Miodrag Potkonjak;Ramesh Karri
Affiliations:
Computer Science Department, University of California, Los Angeles, CA;Computer Science Department, University of California, Los Angeles, CA;Dept. of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA
Venue:
ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Year:
1997

Citing 6
Cited 3

Static Rate-Optimal Scheduling of Iterative Data-Flow Programs Via Optimum Unfolding

IEEE Transactions on Computers
Power analysis of embedded software: a first step towards software power minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Power optimization in programmable processors and ASIC implementations of linear systems: transformation-based approach

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Global node reduction of linear systems using ratio analysis

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
Maximally fast and arbitrarily fast implementation of linear computations

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Fast Prototyping of Datapath-Intensive Architectures

IEEE Design & Test

Power efficient mediaprocessors: design space exploration

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
System-level power optimization: techniques and tools

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
System-level power optimization: techniques and tools

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We develop an approach to minimizing power consumption of portable wireless DSP applications using a set of compilation and architectural techniques. The key technical innovation is a novel divide-and-conquer compilation technique to minimize the number of operations for general DSP computations. Our technique optimizes not only a significantly wider set of computations than the previously published techniques, but also outperforms (or performs at least as well as other techniques) on all examples. Along the architectural dimension, we investigate coordinated impact of compilation techniques on the number of processors which provide optimal trade-off between cost and power. We demonstrate that proper compilation techniques can significantly reduce power with bounded hardware cost. The effectiveness of all techniques and algorithms is documented on numerous real-life designs.