Efficient simulation/optimization of dispatching priority with “fake” processing time

Authors:
Susumu Morito;Keun Hyung Lee
Affiliations:
Department of Industrial and Management Systems Engineering, Waseda University, 3-4-1 Ohkubo, Shinju-ku, Tokyo 169, Japan;Department of Industrial and Management Systems Engineering, Waseda University, 3-4-1 Ohkubo, Shinju-ku, Tokyo 169, Japan
Venue:
Proceedings of the 29th conference on Winter simulation
Year:
1997

Citing 0
Cited 6

Optimization of a cycle time and utilization in semiconductor test manufacturing using simulation based, on-line, near-real-time scheduling system

Proceedings of the 31st conference on Winter simulation: Simulation---a bridge to the future - Volume 1
Simulation based cause and effect analysis of cycle time distribution in semiconductor backend

Proceedings of the 32nd conference on Winter simulation
Modeling methodology: simulation based cause and effect analysis of cycle time and WIP in semiconductor wafer fabrication

Proceedings of the 34th conference on Winter simulation: exploring new frontiers
Semiconductor manufacturing: simulation based multiobjective schedule optimization in semiconductor manufacturing

Proceedings of the 34th conference on Winter simulation: exploring new frontiers
Using simulation based approach to improve on the mean cycle time performance of dispatching rules

WSC '05 Proceedings of the 37th conference on Winter simulation
Manufacturing process management using a flexible modeling and simulation approach

Proceedings of the 39th conference on Winter simulation: 40 years! The best is yet to come

Quantified Score

Hi-index	0.00

Visualization

Abstract