Routing algorithm for gate array macro cells

  • Authors:
  • Atreyi Chakraverti;Moon Jung Chung

  • Affiliations:
  • Department of ECSE, R.P.I, Troy, NY;Department of Computer Science, Michigan State University, East Lansing, MI

  • Venue:
  • DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
  • Year:
  • 1988

Quantified Score

Hi-index 0.00

Visualization

Abstract

We will present an efficient dynamic algorithm for routing pre-placed gate array macro-cells. A novel data-structure based on corner stitching is introduced to represent the routing environment in a general gate array, where an uniform grid cannot be superimposed on the basic-cells. The near-optimal routing is accomplished in iterations with an initial shortest-path routing followed by conflict resolution using a coloring procedure and net reordering.