A low-overhead coherence solution for multiprocessors with private cache memories

Authors:
Mark S. Papamarcos;Janak H. Patel
Affiliations:
Coordinated Science Laboratory, University of Illinois, 1101 W. Springfield, Urbana, IL;Coordinated Science Laboratory, University of Illinois, 1101 W. Springfield, Urbana, IL
Venue:
25 years of the international symposia on Computer architecture (selected papers)
Year:
1998

Citing 4
Cited 2

Performance Analysis of Cache Memories

Journal of the ACM (JACM)
Cache Memories

ACM Computing Surveys (CSUR)
Using cache memory to reduce processor-memory traffic

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Cache memories for PDP-11 family computers

ISCA '76 Proceedings of the 3rd annual symposium on Computer architecture

Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling

Proceedings of the 32nd annual international symposium on Computer Architecture
Latencies of conflicting writes on contemporary multicore architectures

PaCT'07 Proceedings of the 9th international conference on Parallel Computing Technologies

Quantified Score

Hi-index	0.01

Visualization

Abstract