Cellular-Automata-Array-Based Diagnosis of Board Level Faults

Authors:
Santanu Chattopadhyay;Dipanwita Roy Chowdhury;Subarna Bhattacharjee;Parimal Pal Chaudhuri
Affiliations:
B.E. College, Sibpur, India;Indian Institute of Technology, Kharagpur, India;Indian Institute of Technology, Kharagpur, India;B.E. College, Sibpur,India
Venue:
IEEE Transactions on Computers
Year:
1998

Citing 4
Cited 1

Vector Space Theoretic Analysis of Additive Cellular Automata and its Application for Pseudoexhaustive Test Pattern Generation

IEEE Transactions on Computers
Design of Self-Diagnostic Boards by Multiple Signature Analysis

IEEE Transactions on Computers
Design of CAECC - Cellular Automata Based Error Correcting Code

IEEE Transactions on Computers
CA-Based Byte Error-Correcting Code

IEEE Transactions on Computers

Comparative Study of CA-based PRPGs and LFSRs with Phase Shifters

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium

Quantified Score

Hi-index	14.98

Visualization

Abstract

A novel scheme for board level fault diagnosis based on Cellular Automata Array (CAA) is presented. In the proposed diagnosis scheme, the output responses of the chips are encoded by applying the strategy of CA-based byte error correcting code [1], [2]. The encoded response symbols for different test vectors are compressed to a signature. The decoding scheme of byte error correcting code is subsequently employed to detect the faulty chips on the board. The CAA-based design for the fault diagnosis strategy results in a simple and modular test structure that is well suited for VLSI implementation. The scheme can be applied for testing and diagnosis of multichip modules (MCMs) as well.