Design of CAECC - Cellular Automata Based Error Correcting Code

Authors:
D. Roy Chowdhury;S. Basu;I. Sen Gupta;P. Pal Chaudhuri
Affiliations:
-;-;-;-
Venue:
IEEE Transactions on Computers
Year:
1994

Citing 8
Cited 15

Random sequence generation by cellular automata

Advances in Applied Mathematics
A Construction Method of High-Speed Decoders Using ROM's for Bose-Chaudhuri-Hocquenghem and Reed-Solomon Codes

IEEE Transactions on Computers
Error-control coding for computer systems

Error-control coding for computer systems
Error-Control Coding in Computers

Computer
Cellular automata circuits for built-in self test

IBM Journal of Research and Development
A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression

IEEE Transactions on Computers
Error-Correction Coding for Digital Communications

Error-Correction Coding for Digital Communications
Error Control Coding, Second Edition

Error Control Coding, Second Edition

Theory and Applications of Cellular Automata in Cryptography

IEEE Transactions on Computers
Analysis of Periodic and Intermediate Boundary 90/150 Cellular Automata

IEEE Transactions on Computers
CAA Decoder for Cellular Automata Based Byte Error Correcting Code

IEEE Transactions on Computers
Cellular-Automata-Array-Based Diagnosis of Board Level Faults

IEEE Transactions on Computers
Cellular Automata-Based Recursive Pseudoexhaustive Test Pattern Generator

IEEE Transactions on Computers
CA-Based Byte Error-Correcting Code

IEEE Transactions on Computers
A Low-Cost High-Capacity Associative Memory Design Using Cellular Automata

IEEE Transactions on Computers
Theory and Application of Nongroup Cellular Automata for Synthesis of Easily Testable Finite State Machines

IEEE Transactions on Computers
Analysis of One-Dimensional Linear Hybrid Cellular Automata over GF(q)

IEEE Transactions on Computers
Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture

VLSID '95 Proceedings of the 8th International Conference on VLSI Design
Board level fault diagnosis using cellular automata array

VLSID '95 Proceedings of the 8th International Conference on VLSI Design
A VLSI architecture for cellular automata based parallel data compression

VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
Exploring Cycle Structures of Additive Cellular Automata

Fundamenta Informaticae - Membrane Computing
Null boundary 90/150 cellular automata for multi-byte error correcting code

ACRI'10 Proceedings of the 9th international conference on Cellular automata for research and industry
Exploring Cycle Structures of Additive Cellular Automata

Fundamenta Informaticae - Membrane Computing

Quantified Score

Hi-index	15.01

Visualization

Abstract

A new scheme for designing error detecting and error correcting codes around cellular automata (CA) is reported. A simple and efficient scheme for generating SEC-DED codes is presented which can also be extended for generating codes with higher distances. A CA-based hardware scheme for very fast decoding (and correcting) of the codewords is also reported.