Low Power Digital Frequency Conversion Architectures

Authors:
Patrick Schaumont;Serge Vernalde;Marc Engels;Ivo Bolsens
Affiliations:
IMEC VZW, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC VZW, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC VZW, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC VZW, Kapeldreef 75, B-3001 Leuven, Belgium
Venue:
Journal of VLSI Signal Processing Systems - Special issue on future directions in the design and implementations of DSP systems
Year:
1998

Citing 6
Cited 1

DDFSGEN: a silicon compiler for direct digital frequency synthesizers

Journal of VLSI Signal Processing Systems - Special issue: 1990 Workshop on VLSI signal processing
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications

Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
The DSP bottleneck

IEEE Communications Magazine
Analog-to-digital converters and their applications in radio receivers

IEEE Communications Magazine
Broadband access: comparing alternatives

IEEE Communications Magazine
CATV return path characterization for reliable communications

IEEE Communications Magazine

A power-efficient tunable narrow-band digital front end for bandpass sigma-delta ADCs in digital FM receivers

IEEE Transactions on Circuits and Systems II: Express Briefs

Quantified Score

Hi-index	0.00

Visualization

Abstract

State-of-the-art data communication systems make extensive use ofdigital hardware. Besides baseband modulation functions, also thefrequency tuning functions are now being shifted from analog todigital implementation. Integration, cost and ease of programming arethe primary motivations for doing this. This paper presents analternative to the traditional digital frequency conversionarchitectures. The proposed architecture achieves low power as well ashigh speed operation, and achieves this dual goal by reducingprogrammability. A multi-rate filtering approach is used, which isapplicable for both upconversion and downconversion of quadraturemodulated data.