An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architecture

Authors:
Mitsuo Ikeda;Toshio Kondo;Koyo Nitta;Kazuhito Suguri;Takeshi Yoshitome;Toshihiro Minami;Jiro Naganuma;Takeshi Ogura
Affiliations:
NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan;NTT Human Interface Laboratories, Japan
Venue:
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Year:
1999

Citing 4
Cited 4

High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Two-Chip MPEG-2 Video Encoder

IEEE Micro
A Hardware/Software Concurrent Design for a Real-Time SP@ML MPEG2 Video-Encoder Chip Set

EDTC '96 Proceedings of the 1996 European conference on Design and Test
An MPEG2-Based Digital CATV and VOD System using ATM-PON Architecture

ICMCS '96 Proceedings of the 1996 International Conference on Multimedia Computing and Systems

High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for large scale processing beyond HDTV level

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Flexible Video CODEC System for Super High Resolution Video

IEICE - Transactions on Information and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract