Efficient techniques for modeling chip-level interconnect, substrate and package parasitics

  • Authors:
  • Peter Feldmann;Sharad Kapur;David E. Long

  • Affiliations:
  • Bell Laboratories, Lucent Technologies;Bell Laboratories, Lucent Technologies;Bell Laboratories, Lucent Technologies

  • Venue:
  • DATE '99 Proceedings of the conference on Design, automation and test in Europe
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract