A parallel circuit-partitioned algorithm for timing-driven standard cell placement

Authors:
John A. Chandy;Prithviraj Banerjee
Affiliations:
-;-
Venue:
Journal of Parallel and Distributed Computing
Year:
1999

Citing 0
Cited 3

A Mixed Heuristic for Circuit Partitioning

Computational Optimization and Applications
Parallel multi-level analytical global placement on graphics processing units

Proceedings of the 2009 International Conference on Computer-Aided Design
Parallelizing post-placement timing optimization

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing

Quantified Score

Hi-index	0.00

Visualization

Abstract