The design of a hardware recognizer for utilization in scanning operations

  • Authors:
  • A. R. Hurson;S. Shirazi

  • Affiliations:
  • School of Electrical Engineering and Computer Science, University of Oklahoma, Norman, Oklahoma;School of Electrical Engineering and Computer Science, University of Oklahoma, Norman, Oklahoma

  • Venue:
  • CSC '85 Proceedings of the 1985 ACM thirteenth annual conference on Computer Science
  • Year:
  • 1985

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper addresses the design issues and the performance evaluation of a special purpose hardware recognizer device capable of performing pattern matching and text retrieval operations. In addition, the VLSI design and the time and space complexities of the proposed organization are discussed. The structure of the system is based on the concept of the non-deterministic finite state model with a high degree of parallelism incorporated into the design. The system simulates a parallel finite state automaton by utilizing a number of identical units called “CELLs” which have associative processing capabilities.The proposed system improves the performance of pattern matching operations by matching several patterns in parallel. Because of the similarities between the scanning process during compilation and the pattern matching operations, the proposed module can be used as a hardware scanner. The hardware scanner can be used as an interface between the user and the compiler in the conventional general purpose systems as well as the language oriented or high-level language computers.