(SM)2-II: a new version of the sparse matrix solving machine

Authors:
Hideharu Amano;Taisuke Boku;Tomohiro Kudoh;Hideo Aiso
Affiliations:
Department of Electrical Engineering, Keio University, Yokohoma 223 Japan;Department of Electrical Engineering, Keio University, Yokohoma 223 Japan;Department of Electrical Engineering, Keio University, Yokohoma 223 Japan;Department of Electrical Engineering, Keio University, Yokohoma 223 Japan
Venue:
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Year:
1985

The CRAY-1 computer system

Communications of the ACM - Special issue on computer architecture
Communicating sequential processes

Communications of the ACM
Performance measurements on HEP - a pipelined MIMD computer

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
(SM)2-Sparse Matrix Solving Machine

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
OCCAM

ACM SIGPLAN Notices

IMPULSE: a high performance processing unit for multiprocessors for scientific calculation

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
System architecture of parallel processing system -Harry-

ICS '88 Proceedings of the 2nd international conference on Supercomputing
Architectural mechanisms to support sparse vector processing

ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
(SM)/sup 2/-II: A Large-Scale Multiprocessor for Sparse Matrix Calculations

IEEE Transactions on Computers
Vector ISA Extension for Sparse Matrix-Vector Multiplication

Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing

Hi-index	0.00