Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions (discussion session)

Authors:
Jeff A. Davis;Raguraman Venkatesan;Keith Bowman;James D. Meindl
Affiliations:
Georgia Institute of Technology, School of ECE, Atlanta, GA;Georgia Institute of Technology, School of ECE, Atlanta, GA;Georgia Institute of Technology, School of ECE, Atlanta, GA;Georgia Institute of Technology, School of ECE, Atlanta, GA
Venue:
SLIP '00 Proceedings of the 2000 international workshop on System-level interconnect prediction
Year:
2000

The scaling challenge: can correct-by-construction design help?

Proceedings of the 2003 international symposium on Physical design
Throughput-driven IC communication fabric synthesis

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
An Interconnect Channel Design Methodology for High Performance Integrated Circuits

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Timing optimization in logic with interconnect

Proceedings of the 2008 international workshop on System level interconnect prediction
Logic gates as repeaters (LGR) for area-efficient timing optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00