Logic gates as repeaters (LGR) for area-efficient timing optimization

Authors:
Michael Moreinis;Arkadiy Morgenshtein;Israel A. Wagner;Avinoam Kolodny
Affiliations:
Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel;Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel;IBM Research Labs, Haifa, Israel;Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2006

Citing 6
Cited 4

Optimal wire sizing and buffer insertion for low power and a generalized delay model

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Wire segmenting for improved buffer insertion

DAC '97 Proceedings of the 34th annual Design Automation Conference
Buffer insertion for noise and delay optimization

DAC '98 Proceedings of the 35th annual Design Automation Conference
Logical effort: designing fast CMOS circuits

Logical effort: designing fast CMOS circuits
Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions (discussion session)

SLIP '00 Proceedings of the 2000 international workshop on System-level interconnect prediction
Closed form solutions to simultaneous buffer insertion/sizing and wire sizing

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Timing optimization in logic with interconnect

Proceedings of the 2008 international workshop on System level interconnect prediction
Parallel vs. serial on-chip communication

Proceedings of the 2008 international workshop on System level interconnect prediction
On the decreasing significance of large standard cells in technology mapping

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Unified logical effort: a method for delay evaluation and minimization in logic paths with RC interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Logic gates as repeaters (LGRs)--a methodology for delay optimization of CMOS logic circuits with resistance-capacitance (RC) interconnects is described. The traditional interconnect segmentation by insertion of repeaters is generalized to segmentation by distributing logic gates or over interconnect lines, reducing the number of additional, logically useless inverters. Expressions for optimal segment lengths and gate scaling are derived. Considerations are presented for integrating LGR into a VLSI design flow in conjunction with related methods. Several logic circuits have been implemented, optimized and verified by LGR. Analytical and simulation results were obtained, showing significant improvement in performance in comparison with traditional repeater insertion, while maintaining low complexity and small area.