Wire segmenting for improved buffer insertion

Authors:
Charles Alpert;Anirudh Devgan
Affiliations:
IBM Austin Research Laboratory, Austin, TX;IBM Austin Research Laboratory, Austin, TX
Venue:
DAC '97 Proceedings of the 34th annual Design Automation Conference
Year:
1997

Citing 7
Cited 68

The fanout problem: from theory to practice

Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI
A heuristic algorithm for the fanout problem

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
A methodology and algorithms for post-placement delay optimization

DAC '94 Proceedings of the 31st annual Design Automation Conference
Optimal wire sizing and buffer insertion for low power and a generalized delay model

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
A fast and efficient algorithm for determining fanout trees in large networks

EURO-DAC '91 Proceedings of the conference on European design automation

Delay bounded buffered tree construction for timing driven floorplanning

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Buffer insertion for noise and delay optimization

DAC '98 Proceedings of the 35th annual Design Automation Conference
Buffer insertion with accurate gate and interconnect delay computation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Equivalent Elmore delay for RLC trees

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A hybrid dynamic/quadratic programming algorithm for interconnect tree optimization

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Planning buffer locations by network flows

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Routability-driven repeater block planning for interconnect-centric floorplanning

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Buffer block planning for interconnect-driven floorplanning

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Repeater insertion in tree structured inductive interconnect

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Meeting delay constraints in DSM by minimal repeater insertion

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Repeater block planning under simultaneous delay and transition time constraints

Proceedings of the conference on Design, automation and test in Europe
Buffered Steiner trees for difficult instances

Proceedings of the 2001 international symposium on Physical design
Memory-efficient interconnect optimization

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Closed form solutions to simultaneous buffer insertion/sizing and wire sizing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Buffer insertion with adaptive blockage avoidance

Proceedings of the 2002 international symposium on Physical design
Buffer block planning for interconnect planning and prediction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Exploiting the on-chip inductance in high-speed clock distribution networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Technology-based transformations

Logic Synthesis and Verification
Stochastic wire-length and delay distributions of 3-dimensional circuits

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Layout-driven area-constrained timing optimization by net buffering

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Analysis of substrate thermal gradient effects on optimal buffer insertion

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Minimum-buffered routing of non-critical nets for slew rate and reliability control

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
An integrated floorplanning with an efficient buffer planning algorithm

Proceedings of the 2003 international symposium on Physical design
An O(nlogn) time algorithm for optimal buffer insertion

Proceedings of the 40th annual Design Automation Conference
Dynamic global buffer planning optimization based on detail block locating and congestion analysis

Proceedings of the 40th annual Design Automation Conference
Layout-driven Timing Optimization by Generalized De Morgan Transform

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Buffer Library Selection

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Power Trends and Performance Characterization of 3-Dimensional Integration for Future Technology Generations

ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
A fast algorithm for identifying good buffer insertion candidate locations

Proceedings of the 2004 international symposium on Physical design
Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A place and route aware buffered Steiner tree construction

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
A buffer planning algorithm with congestion optimization

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Integrating buffer planning with floorplanning for simultaneous multi-objective optimization

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Buffer Insertion Considering Process Variation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
An O(bn^2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Buffer Planning Algorithm Based on Partial Clustered Floorplanning

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Floorplanning with Consideration of White Space Resource Distribution for Repeater Planning

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
An efficient surface-based low-power buffer insertion algorithm

Proceedings of the 2005 international symposium on Physical design
A sensitivity analysis of low-power repeater insertion

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Path based buffer insertion

Proceedings of the 42nd annual Design Automation Conference
Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method

Proceedings of the 42nd annual Design Automation Conference
Wire-length prediction using statistical techniques

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Accurate estimation of global buffer delay within a floorplan

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Closed form solution for optimal buffer sizing using the Weierstrass elliptic function

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Fast buffer planning and congestion optimization in interconnect-driven floorplanning

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Noise-aware buffer planning for interconnect-driven floorplanning

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
A buffer planning algorithm based on dead space redistribution

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Efficient generation of short and fast repeater tree topologies

Proceedings of the 2006 international symposium on Physical design
Buffer insertion under process variations for delay minimization

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Efficient algorithms for buffer insertion in general circuits based on network flow

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Analysis and modeling of power grid transmission lines

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Buffer insertion in large circuits with constructive solution search techniques

Proceedings of the 43rd annual Design Automation Conference
Design and verification of high-speed VLSI physical design

Journal of Computer Science and Technology
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Dummy fill aware buffer insertion during routing

Proceedings of the 17th ACM Great Lakes symposium on VLSI
An efficient net ordering algorithm for buffer insertion

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Fast min-cost buffer insertion under process variations

Proceedings of the 44th annual Design Automation Conference
Multi-layer interconnect performance corners for variation-aware timing analysis

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Fast buffering for optimizing worst slack and resource consumption in repeater trees

Proceedings of the 2009 international symposium on Physical design
Logic gates as repeaters (LGR) for area-efficient timing optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power and high-performance techniques in global interconnect signaling

Microelectronics Journal
Modeling strategies of the input admittance of RC interconnects for VLSI CAD tools

Microelectronics Journal
Buffer planning for IP placement using sliced-LFF

VLSI Design - Special issue on CAD for Gigascale SoC Design and Verification Solutions
A new buffer planning algorithm based on room resizing

EUC'05 Proceedings of the 2005 international conference on Embedded and Ubiquitous Computing
Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes

Proceedings of the 2013 ACM international symposium on International symposium on physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Buffer insertion seeks to place buffers on the wires of a signal netto minimize delay. Van Ginneken [Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay] proposed an optimal dynamicprogramming solution (with extensions proposed by [7] [8][9] [12]) such that at most one buffer can be placed on a singlewire. This constraint can hurt solution quality, but it may be circumventedby dividing each wire into multiple smaller segments.This work studies the problem of finding the correct number of segmentsfor each wire in the routing tree. Too few segments yieldssub-par solutions, but too many segments can lead to excessive runtimes and memory loads. We derive new theoretical results forcomputing the appropriate number of buffers (and hence wire segments)which motivate our new wire segmenting algorithm. Weshow that using wire segmenting as a precursor to buffer insertionproduces solutions within a few percent of optimal, while usingonly seconds of CPU time.