An integrated floorplanning with an efficient buffer planning algorithm

Authors:
Yuchun Ma;Xianlong Hong;Sheqin Dong;Song Chen;Yici Cai;C. K. Cheng;Jun Gu
Affiliations:
Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;University of California, San Diego CA;Science & Technology University of Hong Kong
Venue:
Proceedings of the 2003 international symposium on Physical design
Year:
2003

Citing 7
Cited 6

Wire segmenting for improved buffer insertion

DAC '97 Proceedings of the 34th annual Design Automation Conference
Interconnect design for deep submicron ICs

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Planning buffer locations by network flows

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Routability-driven repeater block planning for interconnect-centric floorplanning

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Buffer block planning for interconnect-driven floorplanning

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
A practical methodology for early buffer and wire resource allocation

Proceedings of the 38th annual Design Automation Conference
Corner block list: an effective and efficient topological representation of non-slicing floorplan

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design

Dynamic global buffer planning optimization based on detail block locating and congestion analysis

Proceedings of the 40th annual Design Automation Conference
Floorplanning for throughput

Proceedings of the 2004 international symposium on Physical design
Buffer allocation algorithm with consideration of routing congestion

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Floorplanning with Consideration of White Space Resource Distribution for Repeater Planning

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Optimal redistribution of white space for wire length minimization

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A new buffer planning algorithm based on room resizing

EUC'05 Proceedings of the 2005 international conference on Embedded and Ubiquitous Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Previous works on buffer planning are mainly based on fixed die placement. It is necessary to reduce the complexity of computing the feasible buffer insertion sites to integrate the buffer planning with the floorplanning process. In this paper, we give an efficient buffer planning algorithm with linear complexity by computing all the feasible buffer insertion sites in a 2-step method. By partitioning all the dead spaces into blocks while doing the packing, the buffer allocation can be handled as an integral part in the floorplanning process. Our method is based on a simulated annealing approach which is divided into two phases: timing optimization phase and buffer insertion phase. Since there is more freedom for floorplan optimization, the floorplanning algorithm integrated with buffer planning can result in better time performance and chip area.