Corner block list: an effective and efficient topological representation of non-slicing floorplan

Authors:
Xianlong Hong;Gang Huang;Yici Cai;Jiangchun Gu;Sheqin Dong;Chung Kuan Cheng;Jun Gu
Affiliations:
Tsinghua University, Beijing, 100084 P. R. China;Tsinghua University, Beijing, 100084 P. R. China;Tsinghua University, Beijing, 100084 P. R. China;Tsinghua University, Beijing, 100084 P. R. China;Tsinghua University, Beijing, 100084 P. R. China;University of California, San Diego La Jolla, CA;Science & Technology University of Hong Kong
Venue:
Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Year:
2000

Citing 5
Cited 80

Branch-and-bound placement for building block layout

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Rectangle-packing-based module placement

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Module placement on BSG-structure and IC layout applications

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
An O-tree representation of non-slicing floorplan and its applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A new algorithm for floorplan design

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference

Revisiting floorplan representations

Proceedings of the 2001 international symposium on Physical design
ECBL: an extended corner block list with solution space including optimum placement

Proceedings of the 2001 international symposium on Physical design
Slicing floorplan with clustering constraints

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
VLSI floorplanning with boundary constraints based on corner block list

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
VLSI block placement using less flexibility first principles

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
TCG: a transitive closure graph-based representation for non-slicing floorplans

Proceedings of the 38th annual Design Automation Conference
Floorplanning with abutment constraints and L-shpaed/T-shaped blocks baed on corner block list

Proceedings of the 38th annual Design Automation Conference
Twin binary sequences: a non-redundant representation for general non-slicing floorplan

Proceedings of the 2002 international symposium on Physical design
TCG-S: orthogonal coupling of P*-admissible representations for general floorplans

Proceedings of the 39th annual Design Automation Conference
Floorplanning with alignment and performance constraints

Proceedings of the 39th annual Design Automation Conference
Floorplan representations: Complexity and connections

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Constrained "Modern" Floorplanning

Proceedings of the 2003 international symposium on Physical design
An integrated floorplanning with an efficient buffer planning algorithm

Proceedings of the 2003 international symposium on Physical design
An optimum placement search algorithm based on extended corner block list

Journal of Computer Science and Technology
Efficient solution space exploration based on segment trees in analog placement with symmetry constraints

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Dynamic global buffer planning optimization based on detail block locating and congestion analysis

Proceedings of the 40th annual Design Automation Conference
Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Corner sequence: a P-admissible floorplan representation with a worst case linear-time packing scheme

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Deterministic VLSI block placement algorithm using less flexibility first principle

Journal of Computer Science and Technology
Floorplanning for throughput

Proceedings of the 2004 international symposium on Physical design
On the number of rectangular partitions

SODA '04 Proceedings of the fifteenth annual ACM-SIAM symposium on Discrete algorithms
Practical slicing and non-slicing block-packing without simulated annealing

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Stairway compaction using corner block list and its applications with rectilinear blocks

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Space-planning: placement of modules with controlled empty area by single-sequence

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
On handling arbitrary rectilinear shape constraint

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Robust fixed-outline floorplanning through evolutionary search

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
A buffer planning algorithm with congestion optimization

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Buffer allocation algorithm with consideration of routing congestion

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Combinatorial techniques for mixed-size placement

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Are floorplan representations important in digital design?

Proceedings of the 2005 international symposium on Physical design
Fixed-outline floorplanning based on common subsequence

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Fast evaluation of bounded slice-line grid

Journal of Computer Science and Technology
Floorplan design for multi-million gate FPGAs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A thermal-driven floorplanning algorithm for 3D ICs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A buffer planning algorithm based on dead space redistribution

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
VLSI module placement with pre-placed modules and considering congestion using solution space smoothing

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Using red-black interval trees in device-level analog placement with symmetry constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
An improved P-admissible floorplan representation based on Corner Block List

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
LFF algorithm for heterogeneous FPGA floorplanning

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Floorplanning for 3-D VLSI design

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Optimal redistribution of white space for wire length minimization

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Interconnect estimation without packing via ACG floorplans

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Integrating dynamic thermal via planning with 3D floorplanning algorithm

Proceedings of the 2006 international symposium on Physical design
IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Efficient thermal-oriented 3D floorplanning and thermal via planning for two-stacked-die integration

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A bijection between permutations and floorplans, and its applications

Discrete Applied Mathematics
On the number of rectangulations of a planar point set

Journal of Combinatorial Theory Series A
An efficient quadratic placement based on search space traversing technology

Integration, the VLSI Journal
A revisit to floorplan optimization by Lagrangian relaxation

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Fast wire length estimation by net bundling for block placement

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A new heuristic algorithm for rectangle packing

Computers and Operations Research
Fixed-outline floorplanning using robust evolutionary search

Engineering Applications of Artificial Intelligence
Multi-bend bus driven floorplanning

Integration, the VLSI Journal
Analog placement with common centroid constraints

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
3-D floorplanning using labeled tree and dual sequences

Proceedings of the 2008 international symposium on Physical design
LP based white space redistribution for thermal via planning and performance optimization in 3D ICs

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Effective decap insertion in area-array SoC floorplan design

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Investigating the effects of fine-grain three-dimensional integration on microarchitecture design

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Three-dimensional Integrated Circuit Design

Three-dimensional Integrated Circuit Design
Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Peak temperature control in thermal-aware behavioral synthesis through allocating the number of resources

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Analog placement with common centroid and 1-D symmetry constraints

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Exploring adjacency in floorplanning

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Custom networks-on-chip architectures with multicast routing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Discrete PSO for Multi-objective Optimization in VLSI Floorplanning

ISICA '09 Proceedings of the 4th International Symposium on Advances in Computation and Intelligence
Behavioral level dual-Vth design for reduced leakage power with thermal awareness

Proceedings of the Conference on Design, Automation and Test in Europe
Configurable multi-product floorplanning

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
UFO: unified convex optimization algorithms for fixed-outline floorplanning

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Placement and beyond in honor of Ernest S. Kuh

Proceedings of the 2011 international symposium on Physical design
Regularity-constrained floorplanning for multi-core processors

Proceedings of the 2011 international symposium on Physical design
TCG: a transitive closure graph-based representation for general floorplans

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fixed-outline floorplanning: enabling hierarchical design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Hopf algebra of diagonal rectangulations

Journal of Combinatorial Theory Series A
A new methodology of integrating high level synthesis and floorplan for soc design

ICESS'05 Proceedings of the Second international conference on Embedded Software and Systems
Generic rectangulations

European Journal of Combinatorics
Optimal binary representation of mosaic floorplans and baxter permutations

FAW-AAIM'12 Proceedings of the 6th international Frontiers in Algorithmics, and Proceedings of the 8th international conference on Algorithmic Aspects in Information and Management
Hierarchical congregated ant system for bottom-up VLSI placements

Engineering Applications of Artificial Intelligence
Regularity-constrained floorplanning for multi-core processors

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a corner block list -- a new efficient topological representation for non-slicing floorplan is proposed with applications to VLSI floorplan and building block placement. Given a corner block list, it takes only linear time to construct the floorplan. Unlike the O-tree structure, which determines the exact floorplan based on given block sizes, corner block list defines the floorplan independent of the block sizes. Thus, the structure is better suited for floorplan optimization with various size configurations of each block. Based on this new structure and the simulated annealing technique, an efficient floorplan algorithm is given. Soft blocks and the aspect ratio of the chip are taken into account in the simulated annealing process. The experimental results demonstrate the algorithm is quite promising.