A sensitivity analysis of low-power repeater insertion

Authors:
Yuantao Peng;Xun Liu
Affiliations:
North Carolina State University, Raleigh, NC;North Carolina State University, Raleigh, NC
Venue:
GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Year:
2005

Citing 11
Cited 0

Performance optimization of VLSI interconnect layout

Integration, the VLSI Journal
Wire segmenting for improved buffer insertion

DAC '97 Proceedings of the 34th annual Design Automation Conference
Closed form solution to simultaneous buffer insertion/sizing and wire sizing

Proceedings of the 1997 international symposium on Physical design
Global wires: harmful?

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Noise-aware repeater insertion and wire-sizing for on-chip interconnect using hierarchical moment-matching

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Buffer block planning for interconnect-driven floorplanning

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Power estimation in global interconnects and its reduction using a novel repeater optimization methodology

Proceedings of the 39th annual Design Automation Conference
Practical repeater insertion for low power: what repeater library do we need?

Proceedings of the 41st annual Design Automation Conference
Simultaneous Analytic Area and Power Optimization for Repeater Insertion

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Buffer insertion for noise and delay optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we perform the first quantitative study on the sensitivities of repeater power to available repeater width and candidate location, two key parameters of the dynamic programming (DP) based repeater insertion algorithms. Based on our analysis, we propose a simple yet effective scheme to select repeater widths and locations for DP-based algorithms, achieving an excellent trade-off between the solution quality and runtime. Experimental results have shown that, when combined with our sensitivity-guided scheme, the DP algorithm can attain more than 6 times speedup with negligible power degradation.