Fast min-cost buffer insertion under process variations

Authors:
Ruiming Chen;Hai Zhou
Affiliations:
Northwestern University, Evanston, IL;Northwestern University, Evanston, IL
Venue:
Proceedings of the 44th annual Design Automation Conference
Year:
2007

Citing 29
Cited 3

Principles of multivariate analysis: a user's perspective

Principles of multivariate analysis: a user's perspective
Wire segmenting for improved buffer insertion

DAC '97 Proceedings of the 34th annual Design Automation Conference
Simultaneous routing and buffer insertion with restrictions on buffer locations

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Closed form expressions for extending step delay and slew metrics to ramp inputs

Proceedings of the 2003 international symposium on Physical design
The scaling challenge: can correct-by-construction design help?

Proceedings of the 2003 international symposium on Physical design
A fast algorithm for identifying good buffer insertion candidate locations

Proceedings of the 2004 international symposium on Physical design
Placement driven synthesis case studies on two sets of two chips: hierarchical and flat

Proceedings of the 2004 international symposium on Physical design
First-order incremental block-based statistical timing analysis

Proceedings of the 41st annual Design Automation Conference
Variational delay metrics for interconnect timing analysis

Proceedings of the 41st annual Design Automation Conference
A Probabilistic Approach to Buffer Insertion

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
A Flexible Data Structure for Efficient Buffer Insertion

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Buffer Insertion Considering Process Variation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation

Proceedings of the 2005 international symposium on Physical design
Path based buffer insertion

Proceedings of the 42nd annual Design Automation Conference
Variability-Driven Buffer Insertion Considering Correlations

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Fast buffer insertion considering process variations

Proceedings of the 2006 international symposium on Physical design
Buffer insertion under process variations for delay minimization

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Efficient algorithms for buffer insertion in general circuits based on network flow

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Gate sizing using incremental parameterized statistical timing analysis

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Statistical gate sizing for timing yield optimization

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Buffer insertion in large circuits with constructive solution search techniques

Proceedings of the 43rd annual Design Automation Conference
Low-power repeater insertion with both delay and slew rate constraints

Proceedings of the 43rd annual Design Automation Conference
Fast algorithms for slew constrained minimum cost buffering

Proceedings of the 43rd annual Design Automation Conference
Computation of accurate interconnect process parameter values for performance corners under process variations

Proceedings of the 43rd annual Design Automation Conference
Fast Buffer Insertion for Yield Optimization Under Process Variations

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
A fast algorithm for optimal buffer insertion

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Timing budgeting under arbitrary process variations

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion

Proceedings of the 46th Annual Design Automation Conference
Variability aware low-power delay optimal buffer insertion for global interconnects

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special section on 2009 IEEE system-on-chip conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Process variation has become a critical problem in modern VLSI fabrication. In the presence of process variation, buffer insertion problem under performance constraints becomes more difficult since the solution space expands greatly. We propose efficient dynamic programming approaches to handle the min-cost buffer insertion under process variations. Our approaches handle delay constraints and slew constraints, in trees and in combinational circuits. The experimental results demonstrate that in general, process variations have great impact on slew-constrained buffering, but much less impact on delay-constrained buffering, especially for small nets. Our approaches have less than 9% runtime overhead on average compared with a single pass of deterministic buffering for delay constrained buffering, and get 56% yield improvement and 11.8% buffer area reduction, on average, for slew constrained buffering.