Gate sizing using incremental parameterized statistical timing analysis

Authors:
M. R. Guthaus;N. Venkateswarant;C. Visweswariaht;V. Zolotov
Affiliations:
Dept. of EECS, Michigan Univ., Ann Arbor, MI, USA;Dept. of EECS, Michigan Univ., Ann Arbor, MI, USA;Dept. of EECS, Michigan Univ., Ann Arbor, MI, USA;Dept. of EECS, Michigan Univ., Ann Arbor, MI, USA
Venue:
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Year:
2005

Citing 12
Cited 31

Logical effort: designing fast CMOS circuits

Logical effort: designing fast CMOS circuits
Gate sizing using a statistical delay model

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Uncertainty-aware circuit optimization

Proceedings of the 39th annual Design Automation Conference
Statistical timing for parametric yield prediction of digital integrated circuits

Proceedings of the 40th annual Design Automation Conference
First-order incremental block-based statistical timing analysis

Proceedings of the 41st annual Design Automation Conference
Statistical optimization of leakage power considering process variations using dual-Vth and sizing

Proceedings of the 41st annual Design Automation Conference
Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A New Statistical Optimization Algorithm for Gate Sizing

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Optimization objectives and models of variation for statistical gate sizing

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Variability inspired implementation selection problem

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Statistical timing analysis using bounds and selective enumeration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Statistical analysis and optimization in the presence of gate and interconnect delay variations

Proceedings of the 2006 international workshop on System-level interconnect prediction
Fast buffer insertion considering process variations

Proceedings of the 2006 international symposium on Physical design
Criticality computation in parameterized statistical timing

Proceedings of the 43rd annual Design Automation Conference
Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits

Proceedings of the 43rd annual Design Automation Conference
Variability driven gate sizing for binning yield optimization

Proceedings of the 43rd annual Design Automation Conference
Variation-aware routing for FPGAs

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation

Proceedings of the 2007 international symposium on Physical design
Interactive presentation: Statistical dual-Vdd assignment for FPGA interconnect power reduction

Proceedings of the conference on Design, automation and test in Europe
Fast min-cost buffer insertion under process variations

Proceedings of the 44th annual Design Automation Conference
Statistical leakage power minimization using fast equi-slack shell based optimization

Proceedings of the 44th annual Design Automation Conference
Timing budgeting under arbitrary process variations

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A methodology for timing model characterization for statistical static timing analysis

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS) - Special edition on the 15th international symposium on FPGAs
Synergistic physical synthesis for manufacturability and variability in 45nm designs and beyond

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Clock tree synthesis with data-path sensitivity matching

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Incremental criticality and yield gradients

Proceedings of the conference on Design, automation and test in Europe
Variability driven gate sizing for binning yield optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
On the futility of statistical power optimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Bound-based identification of timing-violating paths under variability

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Risk aversion min-period retiming under process variations

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
A fuzzy optimization approach for variation aware power minimization during gate sizing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Variation-aware multimetric optimization during gate sizing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Post-manufacture tuning for nano-CMOS yield recovery using reconfigurable logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Evaluating statistical power optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Statistical timing yield optimization by gate sizing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Statistical lifetime reliability optimization considering joint effect of process variation and aging

Integration, the VLSI Journal
Process variation-aware routing in NoC based multicores

Proceedings of the 48th Design Automation Conference
A statistical approach to the timing-yield optimization of pipeline circuits

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

As technology scales into the sub-90 nm domain, manufacturing variations become an increasingly significant portion of circuit delay. As a result, delays must be modeled as statistical distributions during both analysis and optimization. This paper uses incremental, parametric statistical static timing analysis (SSTA) to perform gate sizing with a required yield target. Both correlated and uncorrelated process parameters are considered by using a first-order linear delay model with fitted process sensitivities. The fitted sensitivities are verified to be accurate with circuit simulations. Statistical information in the form of criticality probabilities are used to actively guide the optimization process which reduces run-time and improves area and performance. The gate sizing results show a significant improvement in worst slack at 99.86% yield over deterministic optimization.