Variability inspired implementation selection problem

Authors:
A. Davoodi;V. Khandelwal;A. Srivastava
Affiliations:
Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA;Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA;Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA
Venue:
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Year:
2004

Citing 6
Cited 8

Modeling and forecasting of manufacturing variations (embedded tutorial)

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Predictability: definition, ananlysis and optimization

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Parameter variations and impact on circuits and microarchitecture

Proceedings of the 40th annual Design Automation Conference
Death, taxes and failing chips

Proceedings of the 40th annual Design Automation Conference
Voltage scheduling under unpredictabilities: a risk management paradigm

Proceedings of the 2003 international symposium on Low power electronics and design
Block-based Static Timing Analysis with Uncertainty

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Probabilistic dual-Vth leakage optimization under variability

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Probabilistic evaluation of solutions in variability-driven optimization

Proceedings of the 2006 international symposium on Physical design
Statistical technology mapping for parametric yield

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Gate sizing using incremental parameterized statistical timing analysis

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Timing variation-aware high-level synthesis

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Timing variation-aware task scheduling and binding for MPSoC

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Dominant critical gate identification for power and yield optimization in logic circuits

Proceedings of the 20th symposium on Great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

Given a directed acyclic graph and different possible implementations for each node, the implementation selection problem (ISP) selects the appropriate implementation for each node such that a given global design objective is optimized, ISP is a generic formulation that is explicitly or implicitly solved in several design automation problems like leakage optimization using dual V/sub th/, gate sizing, etc. An implementation of a node results in an associated delay and perhaps cost for the node. In the presence of different sources of uncertainty and fabrication variability, fixed estimates of delays and costs of a node are extremely erroneous. We investigate a probabilistic approach to solve ISP by considering probability density functions for delays and costs of a node. We propose a dynamic-programming based approach in a probabilistic sense and introduce effective pruning criteria when dealing with probability distributions for identifying co-optimal solution at each stage. A case study of leakage optimization using dual V/sub th/ is presented where we show the effectiveness of a probabilistic approach considering V/sub th/ variability over a traditional deterministic one.