Voltage scheduling under unpredictabilities: a risk management paradigm

Authors:
Azadeh Davoodi;Ankur Srivastava
Affiliations:
University of Maryland, College Park, MD;University of Maryland, College Park, MD
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 4
Cited 6

Variable voltage scheduling

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Energy minimization using multiple supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Predictability: definition, ananlysis and optimization

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

A Probabilistic Approach to Buffer Insertion

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Empirical models for net-length probability distribution and applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Variability inspired implementation selection problem

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Simultaneous floorplanning and resource binding: a probabilistic approach

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
Power-driven simultaneous resource binding and floorplanning: a probabilistic approach

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper addresses the problem of voltage scheduling in unpredictable situations. The voltage scheduling problem assigns voltages to operations such that the power is minimized under a clock cycle constraint. In presence of unpredictabilities meeting the clock constraint cannot be guaranteed. This paper proposes a novel risk management based technique to solve this problem. The risk management paradigm assigns a quantified value to the amount of risk the designer is willing to take on the clock cycle constraint. The algorithm then assigns voltages in order to meet the expected value of clock cycle constraint while keeping the maximum delay within the specified "risk" and minimizing the power.