Statistical analysis and optimization in the presence of gate and interconnect delay variations

  • Authors:
  • Chandu Visweswariah

  • Affiliations:
  • IBM Thomas J. Watson Research Center, Yorktown Heights, NY

  • Venue:
  • Proceedings of the 2006 international workshop on System-level interconnect prediction
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract