Meeting delay constraints in DSM by minimal repeater insertion

Authors:
I-Min Liu;Adnan Aziz;D. F. Wong
Affiliations:
Department of Electrical and Computer Engineering, The University of Texas at Austin;Department of Electrical and Computer Engineering, The University of Texas at Austin;Department of Computer Sciences, The University of Texas at Austin
Venue:
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Year:
2000

Citing 14
Cited 10

Network flows: theory, algorithms, and applications

Network flows: theory, algorithms, and applications
Optimal wire sizing and buffer insertion for low power and a generalized delay model

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Buffered Steiner tree construction with wire sizing for interconnect layout optimization

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Performance optimization of VLSI interconnect layout

Integration, the VLSI Journal
Wire segmenting for improved buffer insertion

DAC '97 Proceedings of the 34th annual Design Automation Conference
A new approach to simultaneous buffer insertion and wire sizing

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Delay bounded buffered tree construction for timing driven floorplanning

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Getting to the bottom of deep submicron

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Getting to the bottom of deep submicron II: a global wiring paradigm

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Simultaneous routing and buffer insertion with restrictions on buffer locations

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Buffer insertion with accurate gate and interconnect delay computation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Noise-aware repeater insertion and wire-sizing for on-chip interconnect using hierarchical moment-matching

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

Proceedings of the 36th annual ACM/IEEE Design Automation Conference

Delay Constrained Optimization by Simultaneous Fanout Tree Construction, Buffer Insertion/Sizing and Gate Sizing

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Optimum wire sizing of RLC interconnect with repeaters

Integration, the VLSI Journal
Path based buffer insertion

Proceedings of the 42nd annual Design Automation Conference
Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method

Proceedings of the 42nd annual Design Automation Conference
Efficient algorithms for buffer insertion in general circuits based on network flow

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Buffer insertion in large circuits with constructive solution search techniques

Proceedings of the 43rd annual Design Automation Conference
Low-power repeater insertion with both delay and slew rate constraints

Proceedings of the 43rd annual Design Automation Conference
ECO timing optimization using spare cells

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A practical repeater insertion flow

Proceedings of the 18th ACM Great Lakes symposium on VLSI
ECO timing optimization using spare cells and technology remapping

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Meeting delay constraints in DSM by minimal repeater insertion

Quantified Score

Visualization

Abstract