Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints

Authors:
Subramanian Rajagopalan;Manish Vachharajani;Sharad Malik
Affiliations:
Department of Electrical, Engineering, Princeton University, Princeton, NJ;Department of Electrical, Engineering, Princeton University, Princeton, NJ;Department of Electrical, Engineering, Princeton University, Princeton, NJ
Venue:
CASES '00 Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2000

Design Tools for Application Specific Embedded Processors

EMSOFT '02 Proceedings of the Second International Conference on Embedded Software
A formal concurrency model based architecture description language for synthesis of software development tools

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Automatic instruction scheduler retargeting by reverse-engineering

Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation
Data reduction and exact algorithms for clique cover

Journal of Experimental Algorithmics (JEA)
Processor Description Languages

Processor Description Languages
A VLIW-based post compilation framework for multimedia embedded DSPs with hardware specific optimizations

MTPP'10 Proceedings of the Second Russia-Taiwan conference on Methods and tools of parallel programming multicomputers
Assignment-minimum clique coverings

Journal of Experimental Algorithmics (JEA)
Clique cover and graph separation: new incompressibility results

ICALP'12 Proceedings of the 39th international colloquium conference on Automata, Languages, and Programming - Volume Part I

Hi-index	0.00